|
The random opcode thread |
| category: general |
|
|
|
repne scasb |
|
|
sta (zeropageaddress),x
...i wish... :| |
|
|
SEX
(on RCA 1802) |
|
|
movei #gpu_rulz,r14
moveta r14,r14
load (r14+3),r0
imult r0,r1
sharq #8,r1
rorq #16,r1
store r1,(r14+2)
|
|
|
PUSH (up)
BRA |
|
|
SEI
den sejeste opkode
|
|
|
PHMINPOSUW
|
|
|
|
roxr |
|
|
0xCD 0x20
is it me or does no one has a clue about the difference between an opcode and a mnemonic?
|
|
|
|
ah noes, some people have clues in previous pages :) |
|
|
STFU AX,4 LOL BX,AX ORLY CX ROTFL AYB CX,BX GTP [DI],CX YARLY CX ASAP |
|
|
LOL, that's a ROR just the other way, amirite?
|
|
|
Quote:$70004e75 aka moveq #0,d0 rts AKA what you set as header for amiga plugins, which prevent crashing if you execute them... |
|
|
it's the engrish version of ROL
Lotate left |
|
|
|
Pæn pige, sej opcode |
|
|
|
and not to mention the great "lsr" |
|
|
existing PowerPC opcode: eieio
(..old mcdonald had a farm...) |
|
|
LOL
CMON YEP, YUP
WSSP AUCH, OUCH
BGG yo0, yo1, 31337
OMG yo7, yo7; NOP :)
Hehe, actualy it doesn't look like asm code, but who knows? ;) |
|
|
Today I went to a seminar about MIPS. It was interesting... she talked about lot's of interesting stuff about their architecture. Not bad for a marketing girl ;)
Anyway she talked about compiler intrinsics to access custom chip operations so I'll post a random intrinsic as a opcode:
|
|
|
0260
0280
0260
0280
0260
0280
0260
0280
0260
0280
0260
0280
0260
0280
0260
0280
0260
0280 |
|
|
|
|